

Black Box Debugging of Embedded Systems

Ú604



Introduction: Alexandru Ariciu

- Background in hacking
- "Worked" as a hacker for my whole life
- Worked in corporate security before (Pentester)
- Currently an ICS Penetration Tester / Vulnerability Researcher for Applied Risk

- Linkedin: <u>https://www.linkedin.com/in/alexandru-ariciu-856bb566</u>
- Twitter: @1n598



Target Device

- Data acquisition and transmission device
- Used in distributed control systems
- Over 300 directly connected to the internet.
- More connected internally, mostly in level 0 and level 1 SCADA networks

Prerequisites

- ARM knowledge
- Reverse engineering
- Some hardware hacking (we will cover that part)



Goal

• Provide a means to develop additional advanced functionality to this device; such as execution of arbitrary code

By means of:

- Injecting the device with modified firmware, to enable debugging on the device, and step trough custom code without bricking the device
 Complication:
- There is no datasheet of the chip available, firmware is proprietary



ARM crash course

- ARM is a 32 bit RISC processor
- Processor is little endian
- Opcodes are 32bit, and align on a 4 byte boundary
- All code, data and peripherals share the same 32 bit memory address space
- After a (re)boot code starts running from 0x0000000
- ARM has 16 32-bit base registers and a CPSR (current program status register)
- Most opcodes can be modified by condition fields
- A 3 stage pipeline is used, so PC is 2 instructions (8 bytes) ahead of the currently executed instruction
- A branch flushes the pipeline



Used ARM Instruction Set

Mnemonics	Description
ADD	add two 32 bit values
AND	logical bitwise AND of two 32 bit values
В	branch relative +/- 32MB
BL	relative branch with link
CMP	compare two 32 bit values
LDR(B)	load a single value from a virtual
	address in memory
LDMFD	store multiple 32 bit registers to memory
MOV	move a 32 bit value into a register
MRS	move to ARM register from a status
	register (cpsr or spsr)
MSR	move to a status register (cpsr or spsr)
	from an ARM register
ORR	logical bitwise OR of two 32 bit values
STMFD	store multiple 32 bit registers to memory
STR(B)	store register to a virtual address in memory
SUB	subtract two 32 bit values
LSL	left shift a 32 bit register
	0



ARM Condition field modifiers

	ion Meaning	Condition flag state
0000 EQ	Equal	Z set
0001 NE	Not equal	Z clear
0010 CS/HS	Carry set/unsigned higher or san	ne C set
0011 CC/LO	Carry clear/unsigned lower	C clear
0100 MI	Minus/negative	N set
0101 PL	Plus/positive or zero	N clear
0110 VS	Overflow	V set
0111 VC	No overflow	V clear
1000 HI	Unsigned higher	C set and Z clear
1001 LS	Unsigned lower or same	C clear or Z set
1010 GE	Signed greater than or equal	N set and V set, or N clear and V clear (N == V)
1011 LT	Signed less than	N set and V clear, or N clear and V set (N != V)
1100 GT	Signed greater than	Z clear, and either N set and V set, or N clear and V clear $(Z == 0, N == V)$
1101 LE	Signed less than or equal	Z set, or N set and V clear, or N clear and V set ($Z == 1$ or N $!= V$)
1110 AL	Always (unconditional)	-
1111 -	See Condition code 0b1111	-




ARM Registers

0
Register
r0
r1
r2
r3
r4
r5
r6
r7
r8
r9
r10
r11
r12
r13 'sp'
rl4 'lr'
r15 'pc'

	Program Counter
(overwritten by further use of BL or BL
	set by BL or BLX on entry of routine
	Link Register:
	not much use on the stack
	Stack Pointer:
	restore before returning
	stack before using
	Preserved Registers: r4-r11
	will be overwritten by subroutines
	r12 intra-procedure scratch
	r0-r3 used to pass parameters
	Scratch Registers: r0-r3, r12

Register Use in the ARM Procedure Call Standard







Outline

- Output console
- Initial Infection
- Initial firmware patch with basic debugger
- Advanced debugging capabilities implementation




The process we will follow

- 1. Evaluate ways to interact with the device (UART, webserver, ...)
- 2. Evaluate ways to make the device run custom code (buffer overflow, firmware modification, ...)
- 3. Find a suitable place to inject code, to create reliable behavior(e.g. when calling a certain function)
- 4. Reverse engineer how the device interacts with the interfaces, and find functions such as printf that we can reuse
- 5. Combine existing functionality with our custom code, to provide (printf) feedback to our code execution
- From here on out we can reverse engineer more functions to perform more advanced actions such as;
 - getc, so we can interact with our running code
 - read/write memory to evaluate and modify other system behavior



Process: Step 1


Evaluate ways to interact with the device (UART, webserver, ...)





Interacting with the device: Output Console

• UART, Serial, JTAG, others





Process: Step 2

Evaluate ways to make the device run custom code





Process: Step 3


Find a suitable place to inject code, to create reliable behavior





Finding where to put our code: Initial basic debugger

- Load the code into IDA
- Select ARM Little Endian as the processor type
- Select 0x20 as file offset
- Click OK





- The idea now is to find a function that is printing stuff in the console
- We will patch that function to print a string whenever we call that console command
- We used sys mem (function for displaying memory in the console)





 We will modify this so that when we call sys mem in the console "Hello !" will appear

35	E1242>>		
77	E1242>>sys Free/Total	=>	1431740/1620888
50			



• Let's find the function in IDA

ROM:00002(0 sub_26F0		; CODE XREF: sub_27B4+60↓j
ROM: 00002		; DATA XREF: ROM:0012A180Lo
R0M:000026F0		
ROM:000026F0 var_38	$= -0 \times 38$	
ROM:000026F0 var 10	= -0x10	
ROM: 000026F0		
ROM:000026F0	MOV	R12, SP
ROM:000026F4	STMFD	SP!, {R11,R12,LR,PC}
ROM:000026F8	SUB	R11, R12, #4
ROM:000026FC	SUB	SP, SP, #0x2C
ROM: 00002700	SUB	R0, R11, #-var_38
ROM:00002704	BL	sub_60764
ROM:00002708	LDR	R1, [R11,#var_10]
ROM:0000270C	LDR	R2, [R11,#var_38]
ROM:00002710	LDR	R0, =aFreeTotalMemor ; "Free/Total memory => %d/%d\r\n"
ROM:00002714	BL	Sub_644C0
ROM: 00002718	LDMDB	R11, {R11,SP,PC}



- This is the assembly for the function "sys mem"
- We will patch this to jump to our "initial patch"

ROM:000026F0 sub_26F0 ROM:000026F0		; CODE XREF: sub_2784+601j ; DATA XREF: ROM:0012A18010
ROM:000026F0 ROM:000026F0 var 38	$= -0 \times 38$	
ROM:000026F0 var 10	= -0x38 = -0x10	
ROM: 000026F0	- 0010	
ROM: 000026F0	MOV	R12, SP
R0M:000026F4	STMFD	SP!, {R11,R12,LR,PC}
R0M:000026F8	SUB	R11, R12, #4
R0M:000026FC	SUB	SP, SP, #0x2C
ROM: 00002700	SUB	R0, R11, #-var_38
ROM: 00002704	BL	sub_60764
ROM:00002708	LDR	R1, [R11,#var_10]
ROM:0000270C	LDR	R2, [R11,#var_38]
ROM:00002710	C.V.II	no, arrectoearn mor ; "Free/Total memory => %d/%d\r\n"
ROM:00002714	BL	sub_644C0
ROM: 00002718		



Process: Step 4

Reverse engineer how the device interacts with the interfaces, and find functions such as "printf" that we can reuse





 It seems our sys mem function already calls a printf function we can reuse

ROM:000026F0 sub_26F0 ROM:000026F0 ROM:000026F0		; CODE XREF: sub_2784+60↓j ; DATA XREF: ROM:0012A180↓o
ROM:000026F0 var_38	= -0x38	
ROM:000026F0 var 10	= -0x10	
ROM: 000026F0		
R0M:000026F0	MOV	R12, SP
R0M:000026F4	STMFD	SP!, {R11,R12,LR,PC}
ROM: 000026F8	SUB	R11, R12, #4
R0M:000026FC	SUB	SP, SP, #0x2C
ROM: 00002700	SUB	R0, R11, #-var 38
ROM: 00002704	BL	sub 60764
ROM: 00002708	LDR	R1, [R11,#var 10]
ROM: 0000270C	LDR	R2, [R11,#var_38]
ROM:00002710	6.011	no, arrectorarn mor ; "Free/Total memory => %d/%d\r\n"
ROM:00002714	BL	sub 644C0
ROM: 00002718	1.0.10.0	



Process: Step 5

Combine existing functionality with our custom code, to provide (printf) feedback to our code execution





- The initial patch will contain three simple elements
 - 1. Load in R0 a string of our choosing
 - 2. Call to printf
 - **3.** A return to where we left off (so that the device continues working)
- Let's dive into some more details



- We will modify the BL sub_0x644c0 to jump to our code
- Our code will be hosted in a place in the binary (our choosing)

ROM:000026F0 sub_26F0		; CODE XREF: sub_27B4+60↓j
ROM:000026F0		; DATA XREF: ROM:0012A18010
ROM:000026F0		
ROM:000026F0 var_38	$= -0 \times 38$	
ROM:000026F0 var 10	$= -0 \times 10$	
ROM:000026F0		
ROM:000026F0	MOV	R12, SP
ROM:000026F4	STMFD	SPt, {R11,R12,LR,PC}
ROM:000026F8	SUB	R11, R12, #4
ROM:000026FC	SUB	SP, SP, #0x2C
ROM:00002700	SUB	R0, R11, #-var_38
ROM: 00002704	BL	sub_60764
ROM:00002708	LDR	R1, [R11,#var_10]
ROM: 0000270C	LDR	R2, [R11,#var 38]
ROM:00002710	LUN	<pre>no, -arreerotainemor; "Free/Total memory => %d/%d\r\n"</pre>
ROM:00002714	BL	sub 644C0
ROM:00002718	LUNUD	NII, {NII,31,107



- BL is relative
- That is, it will jump not to definitive addresses but to addresses that are calculated relative to the PC position at the moment of the jump
- BL is more like ADD PC, PC, #jump
- It also stores the current address in the link register so that the processor knows where to come back

ROM:000026F0 sub 26F0		; CODE XREF: sub 27B4+601j
ROM: 000026F0		: DATA XREF: ROM:0012A18010
R0M:000026F0		1.1 ◆ Line of no.c. Protocomptical Control (no. 1 (no.
ROM:000026F0 var 38	$= -0 \times 38$	
ROM:000026F0 var_10	= -0x10	
ROM:000026F0		
R0M:000026F0	MOV	R12, SP
R0M:000026F4	STMED	SP!, {R11,R12,LR,PC}
R0M:000026F8	SUB	R11, R12, #4
R0M:000026FC	SUB	SP, SP, #0x2C
ROM:00002700	SUB	R0, R11, #-var_38
ROM: 00002704	BL	sub_60764
ROM:00002708	LDR	R1, [R11,#var_10]
ROM:0000270C	LDR	R2, [R11,#var_38]
ROM:00002710	1.0.0	Free/Total memory => %d/%d\r\n"
ROM:00002714	BL	sub_644C0
ROM:00002718	LDMDR	P11 / P11 (P PC)



- The BL instruction has the ARM opcode 0xEB
- The remainder of the three bytes are the address where to make the jump
- We need to calculate this

R0M:000026F0 sub_26F0 R0M:000026F0 R0M:000026F0		; CODE XREF: sub_27B4+60jj ; DATA XREF: ROM:0012A180jo
ROM:000026F0 var 38	$= -0 \times 38$	
ROM:000026F0 var 10	$= -0 \times 10$	
ROM:000026F0		
R0M:000026F0	MOV	R12, SP
R0M:000026F4	STMED	SP!, {R11,R12,LR,PC}
R0M:000026F8	SUB	R11, R12, #4
R0M:000026FC	SUB	SP, SP, #0x2C
ROM: 00002700	SUB	R0, R11, #-var 38
ROM: 00002704	BL	sub 60764
ROM: 00002708	LDR	R1, [R11,#var_10]
ROM: 0000270C	LDR	R2, [R11,#var 38]
ROM:00002710	LDR	R0, =aFreeTotalMemor ; "Free/Total memory => %d/%d\r\n"
ROM:00002714	BL	sub 644C0
ROM: 00002718	LDMDB	R11, {R11,SP,PC}



- If we are at position X in the binary (0x2714 for us)
- And we want to jump at Y
- Then the address where to make the jump is like this (Y-X)/4-0x2
- This is because we can only jump 4-bytes at a time(1 instruction=4 bytes), and the PC is always 2 instructions ahead due to instruction pipelining
- For BL to 0x6440 this would be (0x644C0-0x2714)/4-0x2 = 0x18769

000026F4	00	D8	2D	E9
00002704	16	78	01	EB
00002714	69	87	01	EB
00002724	30	D8	20	EУ
00002724 00002734		D8 50		



- Find space to host the shellcode (for the initial infection)
- We will terminate one of the strings early so that we don't modify the length of the binary
- A good place is where the Free/Memory string is

		•	
10F6C0	616C0D0A	00000000	al
10F6C8	79203D3E	2025642F	y => %d/
10F6D0	25640D0A	00000000	%d
10F6D8	2D2D2D2D	00000000	
10F6E0	49443A25	3032582C	ID:%02X,
10F6E8	204E616D	653A2532	Name:%2
10F6F0	35732C20	5072696F	5s, Prio
10F6F8	72697479	3A253032	rity:%02
10F700	642C2053	74617465	d, State
10F708	3A253032	642C2055	:%02d, U
10F710	73656453	7461636B	sedStack
10F718	3A25642F	25640D0A	:%d/%d
10F720	00000000	6D69696E	miin
10F728	655F666C	6173685F	e_flash_
10F730	77726974	655F6461	write_da
10F738	74613A20	6D616C6C	ta: mall
10F740	6F632062	75666665	oc buffe
10F748	72206661	696C2E0D	r fail.
10F750	0A000000	72657365	rese



- We will modify the string at address 0x10F6A2 (with the initial offset it will be 0x10F6A2 +0x20)
- Add 0D 0A 00 00 00 00 (We will end the string with a null terminator)

0010F690 0010F694 0010F698	3D 3D 0D 00 46 72	3D 3D 00 00 65 65	 Free
0010F6A0 0010F6A4	61 6C 00 00	0D 0A 00 00	al
0010F6AC 0010F6B0 0010F6B4 0010F6B8 0010F6B8	20 25 25 64 00 00 2D 2D	64 2F 0D 0A 00 00 2D 2D 00 00	-%d/ %d

10F6C0	616C0D0A	00000000	al
10F6C8	79203D3E	2025642F	y => %d/
10F6D0	25640D0A	00000000	%d
10F6D8	2D2D2D2D	00000000	
10F6E0	49443A25	3032582C	ID:%02X,
10F6E8	204E616D	653A2532	Name:%2
10F6F0	35732C20	5072696F	5s, Prio
10F6F8	72697479	3A253032	rity:%02
10F700	642C2053	74617465	d, State
10F708	3A253032	642C2055	:%02d, U
10F710	73656453	7461636B	sedStack
10F718	3A25642F	25640D0A	:%d/%d
10F720	00000000	6D69696E	miin
10F728	655F666C	6173685F	e_flash_
10F730	77726974	655F6461	write_da
10F738	74613A20	6D616C6C	ta: mall
10F740	6F632062	75666665	oc buffe
10F748	72206661	696C2E0D	r fail.
10F750	0A000000	72657365	rese



- We will store the shellcode starting with 0x10F6A8
- So our BL should be like BL *(0x10F6A8)
- Based on the calculation it is (0x10F6A8-0x2714)/4 0x2 = 0x433E3
- So the opcode should be 0xEB0433E3
- Let's patch and watch in IDA

002720	38004BE2	8 K,
002724	167801EB	ΧÎ
002728	10101BE5	Â
00272C	38201BE5	8 Â
002730	04009EE5	üÂ
002734	E33304EB	"3 Î
002130	UUAOIDE9	ΨĽ
002730 00273C	98F61000	ò^
00273C	98F61000	ò^
00273C 002740	98F61000 0DC0A0E1	ó ;†;



- When opening in IDA, the assembly should point to our location if we did the right calculations
- It seems it's working

ROM:000026F0		
ROM:000026F0	MOV	R12, SP
ROM:000026F4	STMFD	SP!, {R11,R12,LR,PC}
ROM:000026F8	SUB	R11, R12, #4
ROM:000026FC	SUB	SP, SP, #0x2C
ROM:00002700	SUB	R0, R11, #-var_38
ROM:00002704	BL	sub_60764
ROM:00002708	LDR	R1, [R11,#var_10]
ROM:0000270C	LDR	R2, [R11,#var_38]
ROM:00002710	LDR	R0 ===EreeTotal * "Free/Total\r\n"
ROM:00002714	BL	loc_10F6A8
ROM:00002718		R44, (R44,CP,P0)



- Well the code is not really what we expected
- But we didn't patch it to contain our code
- Yet

ROM:0010F6A8 loc_10F6A8		; CODE XREF: sub_26F0+24
ROM:0010F6A8	MRCCC	p0, <mark>1</mark> , R2,c13,c9, 3
ROM:0010F6AC	SUCCS	0x642520
ROM:0010F6B0	BEQ	8x46874C
ROM:0010F6B4	ANDEQ	R0, R0, R0
ROM: 0010F6B8	STCCS	p13, c2, [SP,#-0xB4]!
ROM:0010F6BC	ANDEQ	R0, R0, R0
ROM:0010F6C0	LDRCS	R4, [R10,#-0x449]!
ROM:0010F6C4	MRRCCS	p2, 3, R3,R8,c0
ROM:0010F6C8	STCUSL	p14, c4, [R1,#-0x80]!
ROM: 0010F6CC	EORCC	R3, R5, #0x65000
ROM:0010F6D0	EORCS	R7, R12, R5,LSR R3
ROM: 0010F6D4	SUCUS	0x697250
ROM: 0010F6D8	LDMUCDB	R4!, {R1,R4-R6,R8,R11,SP,LR}^
ROM:0010F6DC	EORCCS	R2, R0, #0xE800000
ROM:0010F6E0	TEQPL	R0, #0x6400
30M:0010F6E4	LDRUSB	R6, [R4,#-0x174]!
ROM:0010F6E8	EORCCS	R2, R0, #0xE800000
ROM:0010F6EC	STRPL	R2, [R0,#-0xC64]!
ROM:0010F6F0	CMNPL	R4, #0x1CC00000
ROM:0010F6F4	BLUS	8x19E7CCC
ROM:0010F6F8	SUCCS	0x64253A
ROM:0010F6FC	BEQ	0×468798
ROM: 0010F700	ANDEQ	R0, R0, R0
ROM: 0010F704	CDPUS	p9, 6, c6,c9,c13, 3
ROM: 0010F708	STCUSL	p15, c5, [R6],#-0x194
ROM: 0010F70C	SUCPL	0x687361
ROM:0010F710	STRUCBT	R7, [R9],#-0x277



- This location must be patched to do the following:
 - Patch a string in memory
 - Load a string in the R0 register
 - Jump to printf
 - Return (load link register in PC)



- Loading a string can be done using
 - SUB R0, PC, 0x22
 - This basically will load in R0 a string located 22 bytes before the program counter.
 - So we need to calculate (0x10F6A8 + 0x8) 0x22 = 0x10F68E
 - The string is Hello !
 - In the hexeditor, starting at address 0x0010F6AB modify the code to contain 0D 0A 00 48 65 6C 6C 6F 21 0D 00 00 00
 - We patched the "Hello!" in the memory without breaking stuff around



• It should look like this in the Hex Editor

10F680	61640000	ad
10F684	3D3D3D3D	====
10F688	3D3D3D3D	====
10F68C	3D3D3D3D	====
10F690	3D3D3D3D	====
10F694	73797320	sys
10F698	636F6D6D	comm
10F69C	616E6420	and
10F6A0	75736167	usag
10F6A4	653D3D3D	e===
10F6AC	0A004865	He
10F6AC 10F6B0	0A004865 6C6C6F21	He llo!
10F6B0	6C6C6F21	
10F6B0	6C6C6F21	
10F6B0 10F6B4	6C6C6F21 0D000000	110!
10F6B0 10F6B4 10F6BC	6C6C6F21 0D000000 2F546F74	llo!
10F6B0 10F6B4 10F6BC 10F6C0	6C6C6F21 0D000000 2F546F74 616C0D0A	llo!
10F6B0 10F6B4 10F6BC 10F6C0 10F6C4	6C6C6F21 0D000000 2F546F74 616C0D0A 00000000	/Tot al
10F6B0 10F6B4 10F6BC 10F6C0 10F6C4 10F6C8	6C6C6F21 0D0000000 2F546F74 616C0D0A 00000000 79203D3E	/Tot al y =>
10F6B0 10F6B4 10F6BC 10F6C0 10F6C4 10F6C8 10F6CC	6C6C6F21 0D000000 2F546F74 616C0D0A 00000000 79203D3E 2025642F	/Tot al y => %d/



Initial basic debugger

- Load the String in R0
- 0x0010F6C8 : 22 00 4F E2 # SUB R0, PC, 0x22
- Let's load again in IDA

ROM:0010F6A8		
ROM:0010F6A8 loc_10F6A8		; CODE XREF: sub_26F0+24 [†] p
ROM: 0010F6A8	ADR	R0, aHello ; "Hello!\r"
ROM: 0010F6AC	SUCCS	0x642520
ROM:0010F6B0	BEQ	8x46874C



Initial basic debugger

- We need to jump to printf
- The BL is relative to 0x10F6A8
- The opcode is 0x0010F6CC : 83 53 FD EB # BL printf(0x644C0)

ROM: 0010F6A8		-
ROM:0010F6A8 loc 10F6A8		; CODE XREF: sub 26F0+241
ROM: 0010F6A8	ADR	R0, aHello ; "Hello!\r"
ROM:0010F6AC	BL	sub 644C0
ROM:0010F6B4	ANDEQ	R0, R0, R0
ROM:0010F6B8	STCCS	n13. c2. [SP.#0x38+var EC1!
ROM:0010F6B8	STCCS	013. c2. [SP.#0x38+var EC1!





- Now we need to return
- 0x0010F6D0 : 0E F0 A0 E1 # MOV PC, LR (RET)
- Looks perfect



Process: Moving on to advanced debugging

- From here on out we can reverse engineer more functions to perform more advanced actions
- What we developed so far can be used for debugging, in case something goes wrong.
- We will focus on reverse engineering;
 - getchar(), so we can interact with our running code
 - read/write memory functions to evaluate and modify system behavior



Advanced Debugging Capabilities: Goals

We want to create an interactive debugger using the serial input and output

 We will implement a loop that in pseudocode would be similar to this: While (1):

```
char = getchar()
if char == 0:
    exit
if char == 6:
    print "tst"
if char == x:
    do_y()
```

- We already have the printf() for writing output
- We need the getchar() function for capturing user input



Advanced Debugging Capabilities: finding getchar()

```
1 int sub 23C8()
 2 {
 3
    signed int v0; // r4@3
 4
    int result; // r002
 5
    char v2; // [sp+0h] [bp-6Ch]@1
    char v3; // [sp+20h] [bp-4Ch]@3
 б
 7
 8
    sub 61908(&u2, "\r\n%s>>", 1816207461);
    if ( sub 5C0D4("/dev/serial0", 1287876) )
 9
10
    {
      result = sub 61B2C("cyq io lookup error\r");
11
12
     }
13
    else
14
    {
15
      do
16
      {
17
         sub 5D320(&v3, 0, 51);
18
        sub 644C0(&v2);
19
        sub 2108(&v3);
20
        v0 = sub 2358((int)&v3);
21
        result = sub 5D4AC(100, 0);
22
      }
23
      while ( !v0 );
24
     3
25
    return result;
26 }
```



Advanced Debugging Capabilities: finding getchar()

```
1 int sub 23C8()
 2 {
 3
    signed int v0; // r4@3
    int result; // r0@2
 4
 5
    char v2; // [sp+0h] [bp-6Ch]@1
    char v3; // [sp+20h] [bp-4Ch]@3
 б
 7
    sub 61908(&u2, "\r\n%s>>", 1816207461);
 8
 9
    if ( sub 5C0D4("/dev/serial0", 1287876) )
10
    {
11
      result = sub 61B2C("cyq io lookup error\r");
12
    }
13
    else
14
    {
15
      do
16
      {
17
        sub 5D320(&v3, 0, 51);
         cub 6/0/2021.
18
19
        sub 2108(&v3);
20
        V0 = SUD 2358((INT)&V3);
21
        result = sub 5D4AC(100, 0);
22
      }
23
      while ( !v0 );
24
    }
25
    return result;
26 }
```



ROM:00002108	sub_2108		; CODE XREF: sub_23C8+64↓p
ROM: 00002108	100		
ROM:00002108	-	$= -0 \times 28$	
ROM: 00002108	var_21	= -0x21	
ROM:00002108			
ROM:00002108		MOV	R12, SP
ROM:0000210C		STMFD	SP!, {R4-R8,R11,R12,LR,PC}
ROM:00002110		MOV	R3, #1
ROM:00002114		SUB	R11, R12, #4
ROM:00002118		SUB	SP, SP, #8
ROM:0000211C		MOV	R7, #0
ROM:00002120		MOV	R8, R0
ROM: 00002124		STRB	R7, [R11,#var_21]
ROM: 00002128		STR	R3, [R11,#var_28]
ROM:0000212C		SUB	R6, R11, #-var_21
ROM:00002130		SUB	R5, R11, #-var_28
ROM:00002134			
ROM:00002134	1oc_2134		; CODE XREF: sub_2108+48ij
ROM:00002134			; sub_2108+6C↓j
ROM:00002134		LDR	R3, =0x13A6C4
ROM:00002138		MOV	R1, R6
ROM:0000213C		LDR	R0, [R3]
ROM:00002140		MOU	R2, R5
ROM:00002144		BL	sub_5C1F4
ROM:00002148		CMP	R0, #0
ROM:0000214C		MOU	R4, R0
ROM:00002150		BNE	1oc_2134
ROM:00002154		LDRB	R2, [R11,#var_21]
ROM:00002158		AND	R3, R2, #0xFF
ROM:0000215C		CMP	R3, #0xD
ROM:00002160		BEQ	1oc_21CC
ROM:00002164		BGT	1oc_21C4
ROM:00002168		CMP	R3, #8
ROM:0000216C			
ROM:0000216C	10c_216C		; CODE XREF: sub_2108+C0ij
ROM:0000216C		BNE	loc_2190
ROM:00002170		CMP	R7, #0
ROM:00002174		BEQ	loc_2134
ROM:00002178		MOV	R3, #0
ROM:0000217C		STRB	R3, [R8,R7]
ROM:00002180		MOV	R0, #1
ROM:00002184		SUB	R7, R7, #1
ROM:00002188		BL	sub_207C




R0M:00002	108 sub 2108		; CODE XREF: sub_23C8+641p	
R0M: 00002			•	
	108 var 28	= -0x28		
	108 var 21	= -0x21		
ROM: 00002		UNL I		
ROM: 00002		MOV	R12, SP	
ROM: 00002		STMFD	SP!, {R4-R8,R11,R12,LR,PC}	
ROM: 00002		MOU	R3, #1	
R0M: 00002		SUB	R11, R12, #4	
ROM: 00002		SUB	SP, SP, #8	
R0M:00002		MOV	R7, #0	
ROM: 00002		MOV	R8, R0	
ROM: 00002		STRB	R7, [R11,#var_21]	
R0M: 00002		STR	R3, [R11,#var_28]	
R0H: 80882		SUB	R6, R11, #-var_21	
R0M: 00002		SUB	R5, R11, #-var_28	
R0M: 00002				
	134 loc_2134		; CODE XREF: sub_2108+48ij	
ROM: 00002	134		; sub_2108+6C↓j	
ROM: 00002		LDR	R3, =0x13A6C4	
ROM: 00002	138	MOV	R1, R6	
ROM: 00002	130	LDR	R0, [R3]	
ROM: 00002	140	MOV	R2, R5	
ROM: 00002	144	BL	sub_5C1F4	
ROM: 00002	148	CMP	R0, #0	
ROM: 00002	140	MOV	R4, R0	
ROM: 00002	150	BNE	loc 2134	
ROM: 00002	154	LDRB	R2, [R11,#var 21]	
ROM: 00002	158	AND	R3, R2, #0xFF	
R0H:00002	150	CMP	R3, #0xD	
R0M: 00002	160	BEQ	loc_2100	
R0H: 00002	164	BGT	10c_2104	
ROM: 00002	168	CMP	R3, #8	
ROM: 00002	160			
ROM: 00002	16C loc 216C		; CODE XREF: sub 2108+C01j	
ROM: 00002	160	BNE	loc_2190	
ROM: 00002	170	CMP	R7, #0	
R0M: 00002	174	BEQ	loc_2134	
R0M: 00002		MOU	R3, #0	
ROM: 00002		STRB	R3, [R8,R7]	
R0M: 00002		MOV	R0, #1	
ROM: 00002		SUB	R7, R7, #1	
R0M: 00002		BL	sub_207C	



Advanced Debugging Capabilities: our getchar()

Byte getchar(void), returns 1 char in R0





Advanced Debugging Capabilities: the assembler

- We need the assembler to know where cyg_io_read is (and also printf)
- The ORG directive helps us doing that
- The _start directive tells the assembler at what memory address the code is located, so that Branches can be calculated accordingly

.text .org 0x0005c1f4	<pre>@offset of function for cyg_io_read</pre>
cyg_io_read: .org 0x000644C0 printf:	<pre>@offset of print_text_uart, alternatives are kprintf_2():0x0005D01C, kprintf():0x0005D0A8</pre>
.global _start .org 0x0011C394	@free space in binary, setting this will ensure BL offset is correct



Advanced Debugging Capabilities: calling getchar()

- Basic loop that will read a character and exit if it's 0
- If the character is 6, then the shellcode will print "tst"

loop:	BL	getc	@ selection of option:
	MOV	R6, R0	@store selection into R6
	CMP BEQ	R6, #'0' exit	@ exit the debugger, and resume program until next breakpoint



Advanced Debugging Capabilities: printf()

- If the character is 6, then the shellcode will print "tst"
- we define the string; 'tst/n', at the bottom, in the code section

	MOV	R6, RØ	@b=test() @store selection into R6
	CMP BEQ	R6, #'0' exit	@ exit the debugger, and resume program until next breakpoint
tst6:	CMP BNE LDR	R6, #'6' loop R0, =tst	
	BL B	printf loop	<pre>@ test/reset the interface, relative!!! @loop forever until exit is selected</pre>
	tst: .asciz	"tst\n"	



Advanced Debugging Capabilities: first compile

• Write the whole assembly code in a text file


1 2	.text	0x0005c1f4		<pre>@offset of function for cyg_io_read</pre>
3	cyg_io_ .org	read: 0x000644C0		@offset of printf
5	printf:	0.00001100		
7	.global	_start		
8		3011C394 .		Ofree space in binary, setting this will ensure BL offset is correct
9 18	<pre>@@@ _start:</pre>	main c		000 tore registers on stack(also PC)
11	loop:	BL	getc	@ selection of option:
12				<pre>@0=exit(),</pre>
13				<pre>@6=test() Orters relation into PC</pre>
14 15			R6, R0	@store selection into R6
15		CMP	R6, #'0'	
17		BEQ		@ exit the debugger, and resume program until next breakpoint
18		CHD	PC #1C1	
19 28	tst6:	CMP BNE	R6, #'6' loop	
21		LDR	R0, =tst	
22			printf	@ test/reset the interface,
23			loop	@loop forever until exit is selected
24 25	exit:	LDMFD	SP!, {R0-R12, LR, PC}	@ restore registers on stack, and jump out of routine
26	e eeeeee	000000000000000000000000000000000000000	20202020000000000000000000000000000000	
27			urns 1 character 🤅	999
28	len buffer	= -0x28 = -0x21		
29 30	getc:	MOV	R12, SP	
31		STMFD	<pre>SP!, {R1-R8,R11,R12,LR,PC}</pre>	
32		SUB	R11, R12, #4	
33 34				
		SUB	SP, SP, #8	
		MOV	R7, #0	
35 36				
		MOV MOV STRB STR	R7, #0 R3, #1 R7, [R11,#buffer] R3, [R11,#len]	
36 37 38		MOV MOV STRB STR SUB	R7, #0 R3, #1 R7, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer	
36 37 38 39	loon ch	MOV MOV STRB STR SUB SUB	R7, #0 R3, #1 R7, [R11,#buffer] R3, [R11,#len]	@ CODE XREE: getline wart
36 37 38	loop_ch	MOV MOV STRB STR SUB SUB	R7, #0 R3, #1 R7, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer	@ CODE XREF: getline_uart
36 37 38 39 40	loop_ch	MOV MOV STRB STR SUB SUB SUB	R7, #0 R3, #1 R7, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer R5, R11, #-len	@ CODE XREF: getline_uart
36 37 38 39 40 41 42 43	loop_ch	MOV MOV STRB STR SUB ar: LDR MOV LDR	R7, #0 R3, #1 R7, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer R5, R11, #-len R3, -0x13A6C4 R1, R6 R0, [R3]	@ CODE XREF: getline_uart
36 37 38 39 40 41 42 43 44	loop_ch	MOV MOV STRB STR SUB SUB an: LDR MOV LDR MOV	R7, #0 R3, #1 R3, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer R5, R11, #-len R3, =0x13A6C4 R1, R6 R0, [R3] R2, R5	
36 37 38 39 40 41 42 43 44 45	loop_ch	MOV MOV STRB STR SUB ar: LDR MOV LDR MOV BL	R7, #0 R3, #1 R7, [R11,#buffer] R3, [R11,#len] R6, R11,#-buffer R5, R11, #-len R3, =0x13A6C4 R1, R6 R0, [R3] R2, R5 Cyg_io_read	@ CODE XREF: getline_uart @ relative!!!!!
36 37 38 39 40 41 42 43 44	loop_ch	MOV MOV STRB STR SUB SUB an: LDR MOV LDR MOV	R7, #0 R3, #1 R3, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer R5, R11, #-len R3, =0x13A6C4 R1, R6 R0, [R3] R2, R5	
36 37 38 39 40 41 42 43 44 45 46 47 48	loop_ch	MOV MOV STRB STR SUB SUB SUB LDR MOV LDR MOV BL CMP BL EME LDRB	R7, 40 R3, 41 R7, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer R5, R11, #-len R3, -0x13A6C4 R1, R6 R0, [R3] R2, R5 cyg_io_read R0, #0 loOp_char R2, [R11,#buffer]	
36 37 38 39 40 41 42 43 44 45 46 47 48 49	loop_ch	MOV MOV STRB STRB SUB SUB LDR MOV LDR MOV BL CMP BNE LDRB AND	R7, 40 R3, 41 R3, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer R5, R11, #-len R3, =0x13A6C4 R1, R6 R0, [R3] R2, R5 cyg_io_read R0, #0 loop_char R2, [R11,#buffer] R0, R2, #0xFF	
36 37 38 39 40 41 42 43 44 45 46 47 48 49 50	loop_ch	MOV MOV STRB STR SUB SUB SUB LDR MOV LDR MOV BL CMP BL EME LDRB	R7, 40 R3, 41 R7, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer R5, R11, #-len R3, -0x13A6C4 R1, R6 R0, [R3] R2, R5 cyg_io_read R0, #0 loOp_char R2, [R11,#buffer]	
36 37 38 39 40 41 42 43 44 45 46 47 48 49	loop_ch	MOV MOV STRB STRB SUB SUB LDR MOV LDR MOV BL CMP BNE LDRB AND	R7, 40 R3, 41 R3, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer R5, R11, #-len R3, =0x13A6C4 R1, R6 R0, [R3] R2, R5 cyg_io_read R0, #0 loop_char R2, [R11,#buffer] R0, R2, #0xFF	
36 37 38 40 41 42 43 44 45 46 47 48 49 50 51 52 53		MOV MOV STRB STRB SUB SUB LDR MOV LDR MOV BL CMP BNE LDRB AND	R7, 40 R3, 41 R3, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer R5, R11, #-len R3, =0x13A6C4 R1, R6 R0, [R3] R2, R5 cyg_io_read R0, #0 loop_char R2, [R11,#buffer] R0, R2, #0xFF	
36 37 38 40 41 42 43 44 45 46 47 48 49 50 51 52		MOV MOV STRB STRB STR SUB SUB LDR MOV LDR MOV BL CMP BNE LDR BNE LDRB AND LDMDB	R7, 40 R3, 41 R3, [R11,#buffer] R3, [R11,#len] R6, R11, #-buffer R5, R11, #-len R3, =0x13A6C4 R1, R6 R0, [R3] R2, R5 cyg_io_read R0, #0 loop_char R2, [R11,#buffer] R0, R2, #0xFF	



Assemble everything

rem Build the object code MinGW-arm-eabi-glo-5.2.0\bin\arm-eabi-as.exe -EL -o build\code.o src\code.s

Link and convert the object code to binary



• Split the file, so that only the shellcode at 0x11C394 is left

rem strip the first bytes 1164180 (0x0011c394), so we are left with just the gdb code MinGW-arm-eabi-glo-5.2.0\bin\split.exe ---bytes=1164180 release\code.bin release\code.part_ del release\code.part_aa del release\gdb ren release\code.part_ab gdb

PAUSE



- We have getc
- We have printf
- We can exit
- The initial loop is done (just with exit functionality)
- Time to add some debugging capabilities



 Adding functionality for reading words (so that we can use them to read/write memory addresses)

0000000	000000000000000000000000000000000000000		
getw:	stmfd	SP!,{r2, lr}	
	BL	getc	@ memory value to write
	LSL	R1, R0, #0x18	@ shift 24 bits
	BL	getc	0
	ORR	R1, R0, LSL #0x10	@ shift 16 bits
	BL	getc	0
	ORR	R1, R0, LSL #0x08	@ shift 8 bits
	BL	getc	0
	ORR	R0, R0, R1	<pre>@ shift 8 bits , and store in R0</pre>
	ldmfd	sp!,{r2, PC}	



 Adding read memory capabilities (read and display memory to the user)

	СМР	R6, #'1'	
	BNE	tst2	
	BL	getw	@ memory address to read
	LDR	R1, [R0]	@load memory at this location
	LDR	R0, =string	
	BL	printf	<pre>@ read memory, relative!!!!!</pre>
string:	.asciz "%08	Sx∖n"	



 Adding write memory capabilities (write into the device memory)

tst2:	CMP BNE	R6, #'2' tst3	
	BL MOV BL STR	getw R2, R0 getw R0, [R2]	@ memory <mark>addres</mark> s to write @ and store in R2 @ memory value to write @ write memory



Breakpoints: stop normal execution for analysis of current processor state, and code stepping

Creating our breakpoint mechanism:

- stopping code execution
- calling our debugger from the running code

We just patch a branch-instruction from where we want to call our debugger, and restore the original instruction on exit



Advanced Debugging Capabilities: calling our debugger

• Storing registers on the stack on initial call

0000000	000000000000000000000000000000000000000	099999999999999999999999999999	0000000
666	-main	code	000
PC_addr	= 0x38		(etop of stack + 15*4 bytes = 60)
_start:	STMFD	sp!, {R0-R12, LR ,PC}	<pre>@store registers on stack(also PC)</pre>
	MRS	R10, SPSR	@store SPSR
			@-breakpoint restore—
	MOV	R9, SP	@ load addr of heap in r9
	STMFD	sp!,{R9,R10}	@ store also SP and SPSR

Restoring the registers on exit

LDMFD	sp!,{R9,R10}	@ restore also SP and SPSR
MOV	SP, R9	@ modify SP, if desired
MSR	CPSR_cf, R10	@ restore CPSR
LDMFD	SP!, {R0-R12, LR, PC}	@ restore registers on stack, and jump out of routine



• Adding read register capabilities

tst3 <mark>:</mark>	CMP BNE	R6, #'3' tst4	
	BL	getc	@ register index to print
	LSL ADD	R0, #2 R2, R0, R9	@ multiply the register-number by 4, and add to R9
	LDR	R1, [R2, #-8]	@ offset of stack -2, for cspr and SP
	LDR BL	R0, =string printf	<pre>@ read registers on stack, relative!!!!!</pre>



Adding write register capabilities

tst4:	CMP BNE BL	R6, #'4' tst5 getc	@ register intex to write
	LSL ADD	R0, #2 R2, R9, R0	A multiply the register number by 4 and add to DO
	BL	getw	<pre>@ multiply the register—number by 4, and add to R9 @ value to write</pre>
	STR	R0, [R2, #-8]	@ write registers on stack (offset-2, for CSPR and SP)



• Adding breakpoint capabilities: restoring the original code

666	-main	code—	
PC_addr	= 0x38		<pre>@top of stack + 15*4 bytes = 60</pre>
_start: STN	IFD	sp!, {R0-R12, LR ,PC}	<pre>@store registers on stack(also PC)</pre>
MRS	1	R10, SPSR	@store SPSR
			@-breakpoint restore—
MO	1	R9, SP	@ load addr of heap in r9
ST	IFD	sp!,{R9,R10}	@ store also SP and SPSR
LDF	ł	R0, =0xEB018769	@ load data from literal
LDF	ł	R1, =0x00002714	@ load addr from literal
ST	l	R0, [R1]	@ store data to addr; restore instuction at breakpoint
STE	ł	R1, [R9, #PC_addr]	@ load return addr in stack_PC, so overwrite the PC on the stack with th



• Literal pools and string definitions

.ltorg	@literal pool for data used in main
@data = 0xEB010101	@variable to hold data at breakpoint
@addres = 0xFFF2714	@variable to hold address of breakpoint
@string -> "%08x\n"	@string to be printed, with data in R1 in hex
@tst -> "tst\n"	@test-string
@getc_c = 0x0013A6C4	@address of call to cyg_io_read dma-ish buffer
string: .asciz "%08x\n" tst: .asciz "tst\n" .end	



• Adding breakpoint capabilities: writing a new breakpoint

tst5:	CMP	R6, #'5'	
	BNE	tst6	
	BL	getw	@ get breakpoint address from input
	STR	R0, [PC,#0xC0]	@ store breakpoint in addr
	BL	getw	@ get instruction from input
	MOV	R7, R0	@ the new instruction, that contains: $((((PC-8) - R1)/4 + 2) 0 \times EB000000);$
			<pre>@relative branch from addr to this code(PC-8), ensure to write it little-endian</pre>
	MOV	R8, #1	



 Adding breakpoint capabilities: writing a new breakpoint, and storing the old instruction for restoration on the next call

exit:	CMP BLEQ	R8, #0 nopatch	<pre>@ check if we need to patch an new instruction @ jump over the patcher</pre>
	LDR LDR STR STR	R0, =0x00002714 R1, [R0] R1, [PC,#0x88] R7, [R0]	<pre>@—set new breakpoint— @ load new addr, @ load instruction from the addr where we intend to set the breakpoint in R1 @ store the original instruction in data, so it can be restored @ patch the instruction with the breakpoint at the new @address, R0 was allready loaded with the right <u>addres</u>s, R7 contained the instruction, from when we set it, above</pre>
nopatcl	h: LDMFD MOV MSR LDMFD	sp!,{R9,R10} SP, R9 CPSR_cf, R10 SP!,{R0-R12, LR, PC}	<pre>@return to program @ restore also SP and SPSR @ modify SP, if desired @ restore CPSR @ restore registers on stack, and jump out of routine</pre>



- We now have a basic debugger that can read/write memory, read/write registers and set breakpoints.
- We have written everything in Assembler language, now we need to assemble it again





- Uploading the debugger on the device requires some more manual tasks to prepare the binary with a hex editor
- The sys mem function jump that we used at the beginning must be patched to jump to our shellcode, by hex editor
- The shellcode must be added to the firmware file at a suitable place such as the address 0x11c394 by hex editor
- Check the code in IDA before uploading. Make sure the code works as expected (it should look almost identical with the code in code.s)



- Upload the firmware on the device
- Run sys mem in the console
- Press 6 to check if it works. The console should display "tst"
- Test other capabilities
- Next steps...



Conclusions & implications

- Use proper firmware verification
- Use hardware based integrity verification checks
- Don't connect ICS to the internet ICS



Questions?

